The coordinate rotation digital computer (CORDIC) 
INTRODUCTION
CORDIC stands for Coordinate Rotation Digital Computer is a shift and add algorithm used to compute trigonometric, hyperbolic, linear and logarithmic functions. The CORDIC algorithm is first introduced by Jack.E Volder in year 1959 [1] and further extended by Walther [2] . The CORDIC algorithm has found its various applications such as pocket calculator, numerical coprocessor, and image processing applications, direct digital synthesis and analog digital modulation.
CORDIC operates mainly in two modes for computation of different functions. These modes are known as rotation mode and vector mode. In rotation mode, the co-ordinate components of a vector and an angle of rotation is given and the co-ordinate component of original vector, after rotation through given angle are computed. In vector mode, the coordinate component of a given vector is given and the magnitude and angular argument of original vector are computed.
The CORDIC technique uses a one bit at a time approach to make computation to an arbitrary precision [3] . Typically, these tables only one to two entries per bit of precision. CORDIC algorithms also use only right shifts and additions, minimizing the computation time. It is hardware efficient algorithm because no multipliers are presenting in CORDIC, to save gate required implementing on FPGA. If multiplier is present, then cost and number of gates increases. The CORDIC algorithm has become a widely used approach to elementary function evaluation where the silicon area is a primary constraint. Pipelined CORDIC architecture is implemented in order to reduce iterative cycle and to increase the clock speed. This paper is organized as follows. Section 2: Introduces CORDIC Algorithm. Section 3: Describes the Pipelined architecture. Section 4: Discuss the simulation and result Section 5: Conclusion.
CORDIC ALGORITHM
The basic idea of CORDIC is to rotate the vector over given angle. Each basic rotation is realized by using shift and add operations. A vector is rotated through fixed number of steps called as iterations. If a vector v having co-ordinates (x and y) is rotated through an angle φ then obtaining a new vector with co-ordinates where x ' and y ' can be obtained using following method.
Micro rotation φ i is performed by vector at each iteration i, so new vector is given by
Factorizing cos terms vector components given as
As cosine is an even function, so cos (α) = cos (-α).then equation (5) and (6) 
PIPELINED ARCHITECTURE
Depending upon the application, CORDIC Processor is implemented in number of ways. The simple architecture is serial architecture consist of three adder/ rom containing lookup table. Serial architecture perform one micro rotation for every clock cycle. Output is obtained after n clock cycle. Since serial architecture uses n clock cycle for every rotation hence it is very slow. Figure   Fi Pipelined architecture converts iterations in to pipeline phrases. It consists of n cascaded blocks. The first output of n stage CORDIC is after every clock cycle. Pipelined architecture having shift register that perform fixed number of shifts every time. Registers are used to store the angle for a particular micro rotation. 
RCHITECTURE
Depending upon the application, CORDIC Processor is implemented in number of ways. The simple architecture is serial architecture consist of three adder/subtractor and two shifter with a rom containing lookup table. Serial architecture perform one micro rotation for every clock cycle. Output is obtained after n clock cycle. Since serial architecture uses n clock cycle for every rotation hence it is very slow. Figure 1 shows the serial architecture.
Figure.1. Shows Serial architecture
Pipelined architecture converts iterations in to pipeline phrases. It consists of n cascaded blocks.
CORDIC is obtained after n clock cycle. Thereafter output is obtained after every clock cycle. Pipelined architecture having shift register that perform fixed number of shifts every time. Registers are used to store the angle for a particular micro rotation. Depending upon the application, CORDIC Processor is implemented in number of ways. The and two shifter with a rom containing lookup table. Serial architecture perform one micro rotation for every clock cycle. Output is obtained after n clock cycle. Since serial architecture uses n clock cycle for every Pipelined architecture converts iterations in to pipeline phrases. It consists of n cascaded blocks. obtained after n clock cycle. Thereafter output is obtained after every clock cycle. Pipelined architecture having shift register that perform fixed number of shifts every time. Registers are used to store the angle for a particular micro rotation. Figure 2 Pipelined architecture is much faster than serial iteration at each stage.
In this paper a six stage pipeline sine cosine digital wave generator is developed specific micro-rotations. This architecture is fast than serial architecture since it doesn't require any lookup table. It operates in circular rotation mode .Sin Xn = cos
Yn= sin
The RTL view of Pipelined CORDIC is shown in Figure 3 
Figure
For any angle as an input three outputs are generated sine function, cosine function and eps.eps gives the error proximity to required angle.
SIMULATION AND RESULTS
The code of digital wave generator is written in VHDL and simulated using The digital wave generator implemented on XILINX SPARTAN 3 xc3s200 using XILINX 12.3. Area and timing reports are given for particular target device. Table 1 shows the device utilization summary of digital wave generator usin Pipelined architecture is much faster than serial architecture. Sign 'z' gives the direction of
In this paper a six stage pipeline sine cosine digital wave generator is developed rotations. This architecture is fast than serial architecture since it doesn't require any lookup table. It operates in circular rotation mode .Sine and Cosine terms are given by Xn = cosθ
Yn= sinθ (14) ined CORDIC is shown in Figure 3 . 
ESULTS
The code of digital wave generator is written in VHDL and simulated using ModelSim The digital wave generator implemented on XILINX SPARTAN 3 xc3s200-5ft256 FPGA device, using XILINX 12.3. Area and timing reports are given for particular target device. Table 1 shows the device utilization summary of digital wave generator using CORDIC algorithm. Number of BUFGMUXs 1 8 'z' gives the direction of
In this paper a six stage pipeline sine cosine digital wave generator is developed performing rotations. This architecture is fast than serial architecture since it doesn't require e and Cosine terms are given by
For any angle as an input three outputs are generated sine function, cosine function and eps.eps ModelSim SE 6.3 f. 5ft256 FPGA device, using XILINX 12.3. Area and timing reports are given for particular target device. Table 1 shows Timing reports include total time delay for output to appear after giving input. At speed grade of -5, design operates at maximum frequency of 186.712ns.The minimum period require is 5.356ns.
Comparison of present Pipelined CORDIC Sine and Cosine wave generator with previous work.
Present work is implemented on XILINX SPARTAN xc3s205ft256 FPGA device. Thus, finally comparison of present work with previous work is done as shown in Table 2 . From Table 2 , it is cleared that present design shows an improvement in speed with reduction in used resources on target device.
CONCLUSION
In this paper, pipelining technique is implemented on CORDIC digital wave generator which shows the better results in terms of speed and area utilization. The design operates on maximum frequency of 186.712MHz.A Considerable increase in speed made the design suitable for many wireless applications like SDR and GSM. In this work CORDIC has been implemented in pipeline in order to avoid iterative cycle that is output obtained at every clock cycle.
